Last €16.04 EUR
Change Today -0.102 / -0.63%
Volume 0.0
CDS On Other Exchanges
Symbol
Exchange
NASDAQ GS
As of 2:20 AM 01/28/15 All times are local (Market data is delayed by at least 15 minutes).

cadence design sys inc (CDS) Snapshot

Open
€16.27
Previous Close
€16.14
Day High
€16.33
Day Low
€16.04
52 Week High
01/27/15 - €16.44
52 Week Low
02/7/14 - €10.01
Market Cap
4.7B
Average Volume 10 Days
305.0
EPS TTM
--
Shares Outstanding
292.7M
EX-Date
--
P/E TM
--
Dividend
--
Dividend Yield
--
Current Stock Chart for CADENCE DESIGN SYS INC (CDS)

cadence design sys inc (CDS) Related Businessweek News

No Related Businessweek News Found

cadence design sys inc (CDS) Details

Cadence Design Systems, Inc. develops, sells or leases, and licenses electronic design automation (EDA) software, emulation hardware, verification intellectual property (VIP), and design intellectual property (design IP) for semiconductor and electronics systems companies worldwide. It offers functional verification products, including logic verification software that enable customers to coordinate verification activities across multiple teams and various specialists for verification planning and closure; system design and verification products for hardware-software verification, as well as for system power exploration, analysis, and optimization; design IP products consisting of pre-verified, customizable functional blocks to integrate into customer’s SoCs; and VIP and memory models for use in system-level verification to model correct behavior of full systems interacting with their environments. The company also provides custom integrated circuits (ICs) design and verification products to create schematic and physical representations of circuits down to the transistor level for analog, mixed-signal, custom digital, memory, and RF designs. In addition, the company provides digital IC design products, such as logic design products for chip planning, design, verification, and test technologies and services; physical implementation products, which are used in place and route, signal integrity, optimization, and double patterning preparation; and signoff products to signoff the design as ready for manufacture by a silicon foundry. Further, it offers system interconnect design products to develop printed circuit boards and IC packages; and design for manufacturing products to address manufacturing and yield issues in the product development process. Additionally, the company offers engineering, methodology, education, and hosted design solutions. Cadence Design Systems, Inc. was founded in 1988 and is headquartered in San Jose, California.

5,700 Employees
Last Reported Date: 02/20/14
Founded in 1988

cadence design sys inc (CDS) Top Compensated Officers

Chief Executive Officer, President, Director ...
Total Annual Compensation: $650.0K
Chief Financial Officer, Principal Accounting...
Total Annual Compensation: $400.0K
Executive Vice President of Worldwide Field O...
Total Annual Compensation: $400.0K
Chief of Staff to The Chief Executive Officer...
Total Annual Compensation: $375.0K
Senior Vice President of Research & Developme...
Total Annual Compensation: $350.0K
Compensation as of Fiscal Year 2013.

cadence design sys inc (CDS) Key Developments

Cadence Design Systems, Inc. Introduces New Products a Key Feature Update and Flexible Licensing Options

Cadence Design Systems Inc. announced an expanded Cadence Sigrity technology portfolio with the Sigrity Parallel Computing 4-pack and the Sigrity System Explorer, an updated power-aware system signal integrity (SI) feature, as well as flexible purchasing options for PCB and IC Package design and analysis. The Sigrity technology portfolio enables product creation efficiency by increasing signoff-level PCB extraction accuracy. Sigrity Parallel Computing 4-pack is a license that allows designers to run parallel computing tasks across four additional computers, thereby accelerating product creation time and tripling the speed of PCB extraction of signoff-accurate interconnect models. Sigrity System Explorer features general purpose topology exploration, enabling power-aware signal integrity and transient power integrity (PI) analysis across multiple fabrics. The power-aware system signal integrity (SI) feature now supports LPDDR4 analysis with full JEDEC compliance checking, including bit error rate analysis with high capacity channel simulation for memory interface. Licensing Options Cadence is also announcing several new product bundles, which provide flexible licensing options for small analysis teams with big analysis requirements. These bundles include: Combined license for Allegro Sigrity SI and Allegro Sigrity PI base products, when a single user is responsible for both SI and PI tasks. Combined System SI license for both Serial Link and Parallel Bus analysis, when a single user is responsible for both memory interfaces and SerDes interfaces.

Digital Media Professionals, Inc. Selects Cadence Design Systems’s Cadence Palladium XP Platform for Development of its High-Performance Graphic Intellectual Property Cores

Cadence Design Systems Inc. announced that Digital Media Professionals Inc. selected the Cadence® Palladium® XP platform for development of its high-performance graphic intellectual property (IP) cores. The company completed its software stack development before receiving silicon, while also achieving up to 500X simulation performance improvement versus its previous solution. DMP is a provider of 3D/2D graphics and computing IP cores targeting consumer electronics, mobile, embedded and automotive markets. With the Palladium XP platform, and models for peripherals such as DDR3 DFI (DDR PHY Interface) and SD (secure digital) interface, DMP was able to start system emulation early to allow design exploration and pre-silicon system validation with Linux boot and GPU driver optimization.

Cadence Design Systems Inc. Announces the Eleventh Generation of the Tensilica® Xtensa® Processors

Cadence Design Systems Inc. announced the eleventh generation of the Tensilica® Xtensa® processors. The new Xtensa LX6 and Xtensa 11 processors enable users to create innovative custom processor instruction sets with up to 25% less processor logic power consumption and up to 75% better local memory area and power efficiency. The new Xtensa 11 and Xtensa LX6 processors feature several architectural improvements, include enhancements in flexible length instruction extensions (FLIX) for Xtensa LX6 that allow for very long instruction word (VLIW) instructions of any length from 4 to 16 bytes, resulting in code size savings of up to 25% compared to prior Xtensa versions, thus enabling local memory and cache size reductions of up to 25% for the same performance level; an option for run-time power-down of portions of cache memories, yielding up to 75% local memory power savings in select operating scenarios with dynamic cache-way control; more efficient data cache block prefetch lowers system power and boosts system performance by speeding functions such as MemCpy by 6.5 times faster and reducing the total number of system bus read operations by up to 23%; and reduced dynamic switching power of the processor logic gates by up to 25%.

 

Stock Quotes

Market data is delayed at least 15 minutes.

Company Lookup
Recently Viewed
CDS:GR €16.04 EUR -0.102

CDS Competitors

Market data is delayed at least 15 minutes.

Company Last Change
ANSYS Inc $83.30 USD -1.81
Imagination Technologies Group PLC 250.25 GBp +7.75
Mentor Graphics Corp $22.88 USD -0.27
Progress Software Corp $25.62 USD -0.24
PTC Inc $34.29 USD -0.63
View Industry Companies
 

Industry Analysis

CDS

Industry Average

Valuation CDS Industry Range
Price/Earnings 42.8x
Price/Sales 3.4x
Price/Book 4.2x
Price/Cash Flow 35.4x
TEV/Sales 2.9x
 | 

Sponsored Financial Commentaries

Sponsored Links

Report Data Issue

To contact CADENCE DESIGN SYS INC, please visit www.cadence.com. Company data is provided by Capital IQ. Please use this form to report any data issues.

Please enter your information in the following field(s):
Update Needed*

All data changes require verification from public sources. Please include the correct value or values and a source where we can verify.

Your requested update has been submitted

Our data partners will research the update request and update the information on this page if necessary. Research and follow-up could take several weeks. If you have questions, you can contact them at bwwebmaster@businessweek.com.